Author:
Itoh Kiyoo,Horiguchi Masashi,Tanaka Hitoshi
Reference38 articles.
1. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001.
2. Y. Nakagome, M. Horiguchi, T. Kawahara, K. Itoh, “Review and prospects of low-voltage RAM circuits,” IBM J. R & D, vol. 47, no. 5/6, pp. 525–552, Sep./Nov. 2003.
3. K. Itoh, K. Osada, and T. Kawahara, “Reviews and prospects of low-voltage embedded RAMs,” CICC2004 Dig. Tech. Papers, pp.339–344, Oct. 2004.
4. K. Itoh, “Low-voltage embedded RAMs in the nanometer era,” ICICDT Dig. Tech. Papers, pp.235–242, May 2005
5. S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang, “A dual-core multi-threaded Xeon processor with 16 MB L3 cache,” ISSCC Dig. Tech. Papers, pp. 102–103, Feb. 2006.