1. 1. International Technology Roadmap for Semiconductors 2006 edition.
2. 2. T. M. Mak, A. Krstic, K. T. Cheng and L. C. Wang, “New challenges in delay testing of nanometer, multigigahertz designs,” IEEE Design & Test of Computers, vol. 21, no. 3, May-June 2004, pp. 241 - 248.
3. 3. K. Roy, K. T. Cheng and T.M. Mak, “Test Consideration for Nanometer-Scale CMOS Circuits,” IEEE Design & Test of Computers, pp. 128-136, 2006.
4. K. Kim, S. Mitra and P.G. Ryan, “Delay Defect Characteristics and Testing Strategies,” IEEE Design & Test of Computers, vol. 20, no. 5, Sept.-Oct. 2003 pp. 816
5. 5. R. Wilson, “Delay-Fault Testing Mandatory, Author Claims,” EE Design, Dec. 2002.