1. Ban P. Wong, A. Mittal, Yu Cao, and Greg Starr. Nano-CMOS circuit and physical design. Wiley, New York, NY, 2005.
2. P. Larsson. Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance. IEEE Journal of Solid-State Circuits, 32(4):574–576, April 1997.
3. Xiaodong Jin, Jia-Jiunn Ou, Chih-Hung Chen, Weidong Liu, M. J. Deen, P. R. Gray, and Chenming Hu. An effective gate resistance model for CMOS RF and noise modeling. In Electron Devices Meeting, 1998. IEDM ’98 Technical Digest., International, pages 961–964, San Francisco, CA, December 1998.
4. Won Namgoong, Mengchen Yu, and Teresa Meng. A high-efficiency variable-voltage CMOS dynamic DC-DC switching regulator. In Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC., 1997 IEEE International, pages 380–381, San Francisco, CA, February 1997.
5. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman. Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(3):514–522, June 2003.