Author:
Tehranipoor Mohammad,Peng Ke,Chakrabarty Krishnendu
Reference30 articles.
1. IEEE Trans. on Very Large Scale Integration (VLSI) Systems;AK Majhi,2000
2. A. K. Majhi, V. D. Agrawal, J. Jacob, L. M. Patnaik, “Line coverage of path delay faults,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 5, pp. 610–614, 2000
3. B. Dervisoglu and G. Stong, “Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement,” in Proc. Int. Test Conf. (ITC’91), pp. 365–374, 1991
4. E. S. Park, M. R. Mercer, T. W. Williams, “Statistical Delay Fault Coverage and Defect Level for Delay Faults,” in Proc. IEEE International Test Conference (ITC’88), 1988
5. G. Aldrich and B. Cory, “Improving Test Quality and Reducing Escapes,” in Proc. Fabless Forum, Fabless Semiconductor Assoc., pp. 34–35, 2003
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献