1. M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, Piscataway, NJ, 1990.
2. E. A. Amerasekera and D. S. Campbell, Failure Mechanisms in Semiconductor Devices, John Wiley & Sons, London, 1987.
3. S. Bahukudumbi and K. Chakrabarty, “Wafer-Level Modular Testing of Core-Based SOCs,” IEEE Trans. on VLSI Systems, vol. 15, no. 10, pp. 1144–1154, Oct. 2007.
4. P. H. Bardell and W. H. McAnney, “Self-Testing of Multiple Logic Modules,” in Proc. of the International Test Conf., Nov. 1982, pp. 200–204.
5. M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits, Springer, Boston, 2000.