1. D. Basin and S. Friedrich. Combining WS1S and HOL. In D. M. Gabbay and M. de Rijke, editors, Frontiers of Combining Systems 2, pages 39–56. Research Studies Press/Wiley, Baldock, Herts, UK, February 2000.
2. B. Brock and W. A. Hunt, Jr. The Dual-Eval Hardware Description Language. Formal Methods in Systems Design, 11(1):71–104, 1997.
3. D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald, and W. Yoder. Scaling to the End of Silicon with EDGE Architectures. IEEE Computer, 37(7):44–55, July 2004.
4. LNCS;LA Dennis,2000
5. M. J. C. Gordon. The Semantic Challenges of Verilog HDL. In Proceedings of the 10th Annual IEEE Symposium on Logic in Computer Science (LICS 1995), pages 136–145, San Diego, CA, 1995. IEEE Computer Society Press.