1. E.A. Lee and D.G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235–1245, 1987.
2. Tensilica. http://www.tensilica.com/ , 2002.
3. A. Hofmann, H. Meyr, and R. Leupers. Architecture Exploration for Embedded Processors with LISA. PhD thesis, RWTH Aachen, 2002. ISBN 1-4020-7338-0.
4. R. Leupers, K. Karuri, S. Kraemer, and M. Pandey. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), Munich, Germany, March 2006.
5. H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: Toward composable multimedia mp-soc design. In DAC ’08: Proceedings of the 45th Annual Conference on Design Automation, pages 574–579, New York, NY, USA, 2008. ACM.