1. Gabriel, C.T. and M.G. Weling, Gate Oxide Damage Reduction Using a Protective Dielectric Layer. IEEE Electron Dev. Lett., 1994. 15(8): p. 269.
2. Shone, F., et al., Gate oxide charging and its elimination for metal antenna capacitor and transistor in VLSI CMOS double layer metal technology. in VLSI Technology Symp. 1989. p. 73.
3. Stamper, A.K. and S.L. Pennington, Passivation-layer charge-induced failure mechanism in 0.5um CMOS technology. in IEEE VLSI Multilevel Interconnection Conference (VMIC). 1992. p. 420.
4. Strong, A.W., et al., Gate dielectric integrity and reliability in 0.5-um CMOS technology. in IEEE International Reliability Physics Symp. (IRPS). 1993. p. 18.
5. Stamper, A.K., J.B. Lasky, and J.W. Adkisson, Plasma-induced gate-oxide charging issues for sub-0.Sum complementary metal-oxide-semiconductor technologies. J. Vac. Sci. Technol. A, 1995. 13(3): p. 905.