1. Parhi K, (1999) VLSI digital signal processing systems, design and implementation, John Wiley & Sons, New York
2. Crochiere R, Oppenheim A, Analysis of linear digital networks, Proc. IEEE, no. 4, pp 581–595, Apr. 1975.
3. Bolton W, (1998) Newnes control engineering pocketbook, Oxford.
4. Lee E, Messerschmitt D, Synchronous data flow, Proc. IEEE, special issue on hardware and software for digital signal processing, pp.1235–1245, Sept. 1987.
5. Leiserson C, Rose F, Saxe J, Optimizing synchronous circuitry by retiming, Third Caltech Conference on VLSI, pp. 87–116, 1983.