Author:
Pande Amit,Zambreno Joseph
Reference39 articles.
1. Addabbo, T., Alioto, M., Fort, A., Rocchi, S., Vignoli, V.: Low-hardware complexity prbgs based on a piecewise-linear chaotic map. IEEE Trans. Circuits Syst. II, Express Briefs 53(5), 329–333 (2006)
2. Bose, R., Pathak, S.: A novel compression and encryption scheme using variable model arithmetic coding and coupled chaotic system. IEEE Trans. Circuits Syst. I 53(4), 848–857 (2006). doi:
10.1109/TCSI.2005.859617
3. Chang, C.-J., Huang, C.-W., Chang, K.-H., Chen, Y.-C., Hsieh, C.-C.: High throughput 32-bit AES implementation in FPGA. In: IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2008 (2008)
4. Cheong, I.K., Huang, Y.C., Tung, Y.S., Ke, S.R., Chen, W.C.: An efficient encryption scheme for mpeg video. In: International Conference on Consumer Electronics, ICCE 2005 Digest of Technical Papers, pp. 61–62. IEEE Press, New York (2005)
5. Chuang, T.D., Chen, Y.J., Chen, Y.H., Chien, S.Y., Chen, L.G.: Architecture design of fine grain quality scalable encoder with CABAC for H. 264/AVC scalable extension. J. Signal Process. Syst. 60(3), 363–375 (2010)