Component-Specific Mapping for Low-Power Operation in the Presence of Variation and Aging-Reference-Cited by-同舟云学术

Component-Specific Mapping for Low-Power Operation in the Presence of Variation and Aging

Published:2010-10-25 Issue: Volume: Page:381-432
ISSN:
Container-title:Low-Power Variation-Tolerant Design in Nanometer Silicon
language:
Short-container-title:

Author:

Gojman Benjamin,Mehta Nikil,Rubin Raphael,DeHon André

Publisher

Springer US

Link

http://link.springer.com/content/pdf/10.1007/978-1-4419-7418-1_12.pdf

Reference100 articles.

1. ITRS (2008) International technology roadmap for semiconductors. < http://www.itrs.net/Links/2008ITRS/Home2008.htm>

2. Luu J, Jamieson P, Kuon I, Betz V, Marquardat A, Rose J (2008) VPR and T-VPack: versatile Packing, Placement and Routing for FPGAs. < http://www.eecg.utoronto.ca/vpr/>

3. Alt H, Blum N, Mehlhorn K, Paul M (1991) Computing a maximum cardinality matching in a bipartite graph in time o(n1.5 pm/log (n)). Inf Process Lett 37(4):237–240. doi: http://dx.doi.org/10.1016/0020-0190 (91)90195-N

4. Asadi GH, Tahoori MB (2005) Soft error mitigation for SRAM-based FPGAs. In: Proceedings of the VLSI Test Symposium, pp 207–212

5. Asenov A (1998) Random dopant induced threshold voltage lowering and fluctuations in sub- 0.1 μm MOSFET’s: A 3-D “atomistic” simulation study. IEEE Trans Electron Devices 45(12):2505–2513

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A New FPGA PUF Based on Transition Probability Delay Measurement;Communications in Computer and Information Science;2017

2. GROK-LAB;ACM Transactions on Reconfigurable Technology and Systems;2015-01-23