1. A. Tajalli, E. Vittoz, Y. Leblebici, and E.J. Brauer, “Ultra low power subthreshold current mode logic utilizing a novel PMOS load device,” in IEE Electronics Letters, vol. 43, no. 17, pp. 911–913, Aug. 2007
2. A. Tajalli, E. Vittoz, Y. Leblebici, and E.J. Brauer, “Ultra low power subthreshold current mode logic utilizing a novel PMOS load device concept,” in Proceedings of European Solid-State Circuits Conference (ESSCIRC), pp. 304–307, Munich, Germany, Sep. 2007
3. A. Tajalli, M. Alioto. E.J. Brauer, and Y. Leblebici, “Design of high performance subthreshold source-coupled logic circuits,” in Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Lisbon, Portugal, Oct. 2008
4. A. Tajalli, Y. Leblebici, and E.J. Brauer, “Pico-watt source-coupled logic circuits,” in Proceedings of International Conference on Very Large Scale Integration (VLSI-SoC), Rhode Island, Greece, Oct. 2008
5. A. Tajalli, E.J. Brauer, Y. Leblebici, and E. Vittoz, “Subthreshold source-coupled logic circuits for ultra low power applications,” IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1699–1710, Jul. 2008