1. S. Devadas, S. Malik, K. Keutzer, A. Wang, „Event Suppression: Improving the Efficiency of timing simulation for synchronous digital circuits”, IEEE Trans. Computer Aided Design, vol. 13, pp. 814–822, June 1994.
2. R. Razdan, G. P. Bishoff, E. G. Ulrich, „Clock suppression techniques for synchronous circuits”, IEEE Trans. Computer Aided Design, vol. 12, pp. 1457–1556, October 1993.
3. V. Beletskyy and K. Kraska, “A package for optimization of behavioral VHDL programs”, in Proceedings of the LASTED International Conference, Applied Informatics, Innsbruck, Austria, February 14-17, 2000, pp. 170–173.
4. IEEE standard VHDL Language Reference Manual. IEEE std. 1076-1993, The Institute of Electrical and Electronic Engineers, Inc., 1994.
5. P.J. Ashenden, “The Designer’s Guide to VHDL”, Morgan Kaufmann Publishing, San Francisco, 1996.