1. Brayton, R.K., Hachtel, G.D., McMullen, C.T., Sangiovanni-Vincentelli, A.: Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, New York, NY (1984)
2. Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. In: Proc. IEEE Custom Integrated Circuit Conference, pp. 201–204. Orlando, FL (2000).
http://www-device.eecs.berkeley.edu/~ptm
3. Khatri, S.P.: Cross-talk Noise Immune VLSI Design Using Regular Layout Fabrics. Ph.D. thesis, University of California, Berkeley (1999)
4. Khatri, S.P., Brayton, R.K., Sangiovanni-Vincentelli, A.: Cross-talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric. In: Proc. IEEE/ACM International Conference on Computer Aided Design, pp. 412–418. San Jose, CA (2000)
5. Nagel, L.: SPICE: A Computer Program to Simulate Computer Circuits. In: University of California, Berkeley UCB/ERL Memo M520 (1995)