1. Bernstein, K., Frank, D., Gattiker, A., Haensch, W., Ji, B., Nassif, S., Nowak, E., Pearson, D., Rohrer, N.: High-performance cmos variability in the 65-nm regime and beyond. IBM Journal Research Development 50(4), 433–449 (2006)
2. Cheng, B., Dideban, D., Moezi, N., Millar, C., Roy, G., Wang, X., Roy, S., Asenov, A.: Benchmarking statistical compact modeling strategies for capturing device intrinsic parameter fluctuations in BSIM4 and PSP. IEEE Design Test of Computers PP(99), 1–1 (2010). DOI10.1109/MDT.2010.2
3. Asenov, A., Brown, A., Davies, J., Kaya, S., Slavcheva, G.: Simulation of intrinsic parameter fluctuations in decanaonmeter and nanometer-scale mosfets. Electron Devices, IEEE Transactions on 50 (2003)
4. Bernstein, K.: High Speed CMOS Design Styles. Springer Publishing Company, Incorporated (1998)
5. Orshansky, M., Nassif, S., Boning, D.: Design for Manufacturability and Statistical Design. Springer (2008)