1. ITRS, “The international technology roadmap for semiconductors edition,” Available: http://public.itrs.net/ , 2003
2. R. Gonzalez, B. M. Gordon, and M. A. Horowitz, “Supply and threshold voltage scaling for low power CMOS,” IEEE Journal of Solid-State Circuits, vol. 32, no. 8, pp. 1210–1216, Aug 1997.
3. T. Burd, T. Pering, A. Stratakos, and T. Brodersen, “A dynamic voltage scaled microprocessor system,” in Proc. of the Intl. Solid State Circuits Conf., 2000, pp. 294–295, 466.
4. K. Flautner, S. Reinhardt, and T. Mudge, “Automatic performance setting for dynamic voltage scaling,” Wireless Networks, vol. 8, no. 5, pp. 507–520, 2002.
5. W. Kim, D. Shin, H. S. Yun, J. Kim, and S. L. Min, “Performance comparison of dynamic voltage scaling algorithms for hard real-time systems,” in Proc. of the Symposium on Real-Time and Embedded Technology and Applications, 2002, pp. 219–228.