1. N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto, K. Torii, and S. Kimura, “Comprehensive Study on V
th Variability in Silicon on Thin BOX (SOTB) CMOS with Small Random-Dopant Fluctuation: Finding a Way to Further Reduce Variation,” IEDM, San Francisco, December 15–17, pp. 249–253 (2008).
2. R. Duarte, L. Martins-Filho, G. Knop, and R. Prado, “A Fault-Tolerant Attitude Determination System Based on COTS Devices,” IOLTS 2008, Greece, July 6–9, 2008, No.4.3, pp. 85–92 (2008).
3. D. Villanueva, A. Pouydebasque, E. Robilliart, T. Skotnicki, E. Fuchs, and H. Jaoue, “Impact of the Lateral Source/Drain Abruptness on MOSFET Characteristics and Transport Properties,” 2003 IEDM, Washington, DC, December 7–10, 2003, No.9.4 (2003).
4. H.-S. P. Wong, “Beyond the Conventional Transistor,” IBM J. Res. Develop., Vol. 46, No. 2/3, pp. 133–168 (2002).
5. E. Ibe, “Current and Future Trend on Cosmic-Ray-Neutron Induced Single Event Upset at the Ground Down to 0.1-Micron-Device,” The Svedberg Laboratory Workshop on Applied Physics, Uppsala, May 3, 2001, No.1 (2001).