1. M. Coppola, M.D. Grammatikakis, R. Locatelli, G. Maruccia, and L. Pieralisi, “Design of cost-efficient interconnect processing units: Spidergon STNoC”, CRC Press, Inc., (2008).
2. T.Cohen, N. Sriram, D. Leland, Moyer, et al., “Soft Error Considerations for Deep-Submicron CMOS Circuit Applications”, in Proc. IEEE International Electron Device Meeting (IEDM), pp. 315–318, (1999).
3. H.J. Veendrick, “Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits”, J. Solid-State Circ., SC-19 (4), pp. 468–473, (1984).
4. T. Burd et. al., “A dynamic voltage scaled Microprocessor System”, in Proc. Int. Solid State Circ. Conf., (2000).
5. A. Chandrakasan and R. Brodersen, “Low power digital CMOS design”, Kluwer Academic Publisher, (1995).