1. Tsang CF, Bliznetsov VN, Su YJ, Study and improvement of electrical performance of 130 nm Cu/CVD low k SiOCH interconnect related to via etch process. Microelectron J. 2003; 34 :1051–8.
2. Li HY, Su Y.J., Tsang CF, et al. Process improvement of 0.13 m Cu/Low K dual damascene interconnection, Microelectronics Reliability. 2005; 45: 1134–43.
3. Haruhiko ABE, Masahiro Y, Nobuo F, Developments of Plasma Etching Technology for Fabricating Semiconductor Devices. Japanese Journal of Applied Physics. 2008; 47: 1435–55.
4. Lee HJ, Park JT, Yoo JY, et al. Resist Pattern Collapse with Top Rounding Resist Profile, Jpn. J. Appl. Phys. 2003; 42:3922.
5. Su YN, Shieh JH, Hsu P. P., Low k damage control & its reliability for organic hybrid dual damascene, Proc. of the Int. Symp. Physical and Failure Analysis of Integrated Circuits. 2004; 69-70.