1. G. Hendry et al., “Silicon nanophotonic network-on-chip using TDM arbitration,” in Proceedings of IEEE Symposium on High-Performance Interconnects, Aug. 2010.
2. M. Millberg, E. Nilsson, R. Thid, A. Jantsch, “Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,” in DATE ’04: Proceedings of the conference on Design, automation and test in, Europe, 2004, p. 20890.
3. K. Goossens, J. Dielissen, and A. Radulescu, “Æthereal network on chip: Concepts, architectures, and implementations,” IEEE Des. Test, vol. 22, no. 5, pp. 414–421, 2005.
4. M. Schoeberl, “A time-triggered network-on-chip,” in International Conference on Field-Programmable Logic and its Applications (FPL 2007), Aug. 2007, pp. 377–382.
5. Z. Lu and A. Jantsch, “TDM virtual-circuit configuration for network-on-chip,” IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 8, pp. 1021–1034, 2008.