Author:
Jeong Jaeheon,Sahoo Ramendra,Sugavanam Krishnan,Nanda Ashwini,Dubois Michel
Reference13 articles.
1. Barroso L, Gharachorloo K, Bugnion E (1998) Memory System Characterization of Commercial Workloads. In: Proceedings of the 25th ACM International Symposium on Computer Architecture.
2. Barroso L, Gharachorloo K, Nowatzyk A, Verghese B (2000) Impact of Chip-Level Integration on Performance of OLTP Workloads. In: Proceedings of the 6th International Symposium on High-Performance Computer Architecture.
3. Barroso L, Gharachorloo K, McNamara R, Nowatzyk A, Qadeer S, Sano B, Smith S, Stets R, Verghese B (2000) Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proceedings of the 27th International Symposium on Computer Architecture.
4. Chame J, Dubois M (1993) Cache Inclusion and Processor Sampling in Multiprocessor Simulations. In: Proceedings of ACM Sigmetrics, pp. 36–47.
5. Dubois M, Skeppstedt J, Stenstrom P (1995) Essential Misses and Memory Traffic in Coherence Protocols. Journal of Parallel and Distributed Computing 29(2):108–125.