Author:
Pasricha Sudeep,Dutt Nikil D.
Reference68 articles.
1. Pham D et al (2005) The design and implementation of a first-generation CELL processor. In: Proceedings of the IEEE ISSCC, pp 184–185 San Francisco, CA
2. Vangal S et al (2007) An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS. In: Proceedings of the IEEE international solid state circuits conference, paper 5.2 San Francisco, CA
3. Tilera Corporation (2007) TILE64™ Processor. Product Brief
4. Ho R, Mai W, Horowitz MA (2001) The future of wires. Proc IEEE 89(4):490–504
5. International Technology Roadmap for Semiconductors (2006) http://www.itrs.net/ Accessed on Oct 2011