1. J.G. Ryan, R.M. Geffken, N.R. Poulin, and J.R. Paraszczak, The Evolution of interconnection Technology at IBM, IBM J. Res. Dev., 39, 371 (1995), and J.D. Meindl, Interconnection limits on XXI century Giga scale integration, Adv. Interconnect and Contacts Mater and process for future ICs MRS Symp., (April 13–16, 1998) (Bell Lab, NJ.) and also A.V. Vairagar et al., J. electrochem. Soc., 153 (9), G-840 (2006)
2. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. Mcdevitt, W. Motsiff, A. Simon, J. Dukovic, R. Wachnik, H. Rathor, R. Schutlz, L. Su, S. Luce, and J. Slattery, Full copper wiring in a sub-o.25 μm CMOS ULSI technology, Proc. IEEE, IEDM, pp. 773–776, (1997) and also A.R. Kumar, C.M. Tan, T.K.S. Wong, and C-H Tung, Semicond. Sci. Technol., 21, 1369 (2006)
3. S.J. McNab and R.J. Blaikie, Appl. Opt., 39, 20 (2000) and B. LeGratiet et al., Proc. SPIE, 6922 (33), (Feb., 2008), and Proc. SPIE, 6925, 6925E (April, 2008)
4. J.B. Pendry, Phys. Rev. Lett., 85, 3966 (2000)
5. R.J. Blaike and S.J. McNab, Microelectron. Eng., 61–62, 97 (2002)