1. S.P. Murarka,M. Eizenbergh, and A.K. Sinha (eds.), Interlayer dielectrics for semiconductor technologies, Elsevier/Academic press, Amsterdam, Boston, 2003 and M. Chudzik et al., IEEE VLSI Tech Dig., Issue 12–14, 194, (2007)
2. P.S. Ho, W.W. Lee, and J. Leu, Low dielectric constant materials for IC applications, Springer, New York, 2002 and E.P. Gusev, V. Narayan, and M.M. Frank, IBM J. Res. Dev., 50 (4/5), 387 (2006)
3. T. Taur et al., CMOS scaling into the 21st century, IBM J. Res. Dev., 39 (1/2), 245 (1995) and F. Fiorenza, R.L. Nigro, V. Raineri, and D. Slinas, Microelectron Eng., 84 (3), 441 (2007)
4. S. Momose, M. Ono, T. Yoshitomi, S. Nakamura, M. Saito, and H. Iwai, IEEE Trans. Electron. Dev. ED, 43, 1233 (1996) and M. Koh et al., Threshold voltage fluctuation induced by direct tunnel leakage current through 1.2-2.8 nm thick gate oxide for sealed MOSFETs, IEDM 98-919-34.2.1 (1998)
5. M.A. Alam, A critical examination of the mechanics of dynamic NBTI for PMOSFETs, IEEE Int. Electron. Dev. Mtg., 345, (8–10 Dec. 2003) and G. Chen et al., Dynamic NBTI of PMOS transistors and its impact on device life time, IEEE 41st Annual Int. Reliab. Phys. Symp., p. 196, April 2003