1. Robert K. Brayton, Gary D. Hachtel, Curtis T. McMullen, and Alberto L. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, first edition, 1984.
2. Kai-hui Chang, Valeria Bertacco, and IgorMarkov. Simulation-based bug trace minimization with BMC-based refinement. In ICCAD, Proceedings of the International Conference on Computer Aided Design, pages 1045–1051, November 2005.
3. DDJ Microprocessor Center, 2006. http://www.x86.org/ .
4. Pei-Hsin Ho, Thomas Shiple, Kevin Harer, James Kukula, Robert Damiano, Valeria Bertacco, Jerry Taylor, and Jiang Long. Smart simulation using collaborative formal and simulation engines. In ICCAD, Proceedings of the International Conference on Computer Aided Design, pages 120–126, November 2000.
5. Edward J. McCluskey. Minimization of Boolean functions. Bell Systems Technical Journal, 6(35):1417–1444, November 1956.