1. Proceedings of the ISSCC Workshop F2: Design of 3D-Chipstacks. IEEE (2007). Organizers: W. Weber and W. Bowhill
2. Ahn, J., Fiorentino, M., Beausoleil, R., Binkert, N., Davis, A., Fattal, D., Jouppi, N., McLaren, M., Santori, C., Schreiber, R., Spillane, S., Vantrease, D., Xu, Q.: Devices and architectures for photonic chip-scale integration. Applied Physics A: Materials Science and Processing 95(4), 989–997 (2009)
3. Analui, B., Guckenberger, D., Kucharski, D., Narasimha, A.: A fully integrated 20-gb/s optoelectronic transceiver implemented in a standard 0.13 μm cmos soi technology. IEEE Journal of Solid-State Circuits 41(12), 2945–2955 (2006)
4. ANSI/IEEE: Local Area Networks: Token Ring Access Method and Physical Layer Specifications, Std 802.5. Tech. rep. (1989)
5. Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A.: The Landscape of Parallel Computing Research: A View from Berkeley. Tech. Rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley (2006)