Author:
Ampadu Paul,Fu Bo,Wolpert David,Yu Qiaoyan
Reference47 articles.
1. David, J. A., et al.: Interconnect limits on gigascale integration (GSI) in the 21st century. Proc. IEEE 89, 305–324 (2001)
2. Sridhara, S. R., Ahmed, A., Shanbhag, N. R.: Area and energy-efficient crosstalk avoidance codes for on-chip buses. Proc. IEEE Conf. on Comp. Design (ICCD’04) 12–17 (2004)
3. Ismail, Y. I., Friedman, E. G., Neves, J. L.: Figures of merit to characterize the importance of on-chip inductance. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 7, 442–449 (1999)
4. Wang, H., Peh, L.-S., Malik, S.: Power-driven design of router microarchitectures in on-chip networks. Proc. 36th IEEE/ACM Int. Symp. on Microarchitecture (MICRO-36), 105–116 (2003)
5. Larsson-Edefors, P., Eckerbert, D., Eriksson, H., Svensson, K. J.: Dual threshold voltage circuits in the presence of resistive interconnects. Proc. IEEE Comp. Soc. Ann. Symp. on VLSI (ISVLSI’03), 225–230 (2003)