1. J. Beichter, U. Ramacher, and H. Klar, ?VLSI design of a neural signal processor,?Proc. IFIP Workshop on Silicon Architectures for Neural Networks, St. Paul de Vence, France, pp. 245?260, 1990.
2. C. Lehmann and F. Blayo, ?A VLSI implementation of a generic systolic synaptic building block for neural networks,?Proc. Int'l Workshop on VLSI for artificial intelligence and neural networks, Oxford, UK, pp. G7:1?12, 1990.
3. F. Distante, M. Sami, R. Stefanelli, and G. Storti-Gajani, ?Fault tolerant characteristics of the linear array architecture for WSI implementation of neural nets,?Proc. IEEE International Conference on WSI San Francisco, CA, pp. 113?120, 1991.
4. P.Y. Alla, J. Ouali, G. Saucier, L. Masse-Navette, and J. Trilhe, ?Silicon compilation of neuro-ASICs supported by a distributed and synchronous neural network architecture,?Proc. 2nd Int'l Conf. on Microelectronics for Neural Networks, Munich, Germany, pp. 341?346, 1991.
5. C. Mead,Analog, VLSI and Neural Systems, Addison-Wesley Publishing Co., Reading, MA, 1989.