Author:
Hung Chung-Chih,Wang Shih-Hsing
Publisher
Springer International Publishing
Reference35 articles.
1. Boulemnakher, M., Andre, E., Roux, J., & Paillardet, F. (2008). A 1.2 V 4.5 mW 10b 100MS/s pipeline ADC in a 65nm CMOS. In IEEE International Solid-State Circuits Conference-Digest of Technical Papers, pp. 250–611.
2. Yoshioka, M., Kudo, M., Mori, T., & Tsukamoto, S. (2007). A 0.8 V 10b 80MS/s 6.5 mW pipelined ADC with regulated overdrive voltage biasing. In IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 452–614.
3. Brooks, L., & Lee, H.-S. (2009). A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB. In IEEE International Solid-State Circuits Conference-Digest of Technical Papers, pp. 166–167.
4. Bernstein, K., Bhushan, M., & Rohrer, N. (2001). On the selection of the optimal threshold voltages for deep submicron CMOS technologies. In IBM Microelectronics, 1st Quarter, pp. 29–31.
5. Markovic, D., Wang, C. C., Alarcon, L. P., Liu, T. T., & Rabaey, J. M. (2010). Ultralow-power design in near-threshold region. Proceedings of the IEEE, 98, 237–252.