Author:
Farahmandi Farimah,Rahman M. Sazadur,Rajendran Sree Ranjani,Tehranipoor Mark
Publisher
Springer International Publishing
Reference40 articles.
1. Y.M. Alkabani, F. Koushanfar, Active hardware metering for intellectual property protection and security, in Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, SS’07 (USENIX Association, USA, 2007)
2. A. Baumgarten, A. Tyagi, J. Zambreno, Preventing IC piracy using reconfigurable logic barriers. IEEE Design Test Comput. 27(1), 66–75 (2010)
3. M. Bushnell, V. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits (Springer, Berlin, 2013)
4. P. Chakraborty, J. Cruz, S. Bhunia, Sail: machine learning guided structural analysis attack on hardware obfuscation, in 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST) (IEEE, Piscataway, 2018), pp. 56–61
5. P. Chakraborty, J. Cruz, S. Bhunia, Surf: Joint structural functional attack on logic locking, in 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2019), pp. 181–190. https://doi.org/10.1109/HST.2019.8741028