Author:
Manju C. S.,Poovizhi N.,Rajkumar R.
Publisher
Springer International Publishing
Reference15 articles.
1. Karimi, A., Rezai, A., Hajhashemkhani, M.M.: A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power. Integration 60, 160–166 (2018)
2. Lin, J.-F.: Low-power pulse-triggered flip-flop design based on a signal feed-through. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(1), 181–185 (2014)
3. Saranya, L., Arumugam, S.: Optimization of power for sequential elements in pulse triggered flip-flop using low power topologies. Int. J. Sci. Technol. Res. 2(3), 140–145 (2013)
4. Gupta, T., Mehra, R.: Efficient explicit pulsed double edge triggered flip-flop by using dependency on data. IOSR J. Electron. Commun. Eng. (IOSRJECE) 2(1), 01–07 (2012)
5. Sadrossadat, S., Mostafa, H., Anis, M.: Statistical design framework of sub-micron flip-flop circuits considering die-to-die and within-die variations. IEEE Trans. Semicond. Manuf. 24(2), 69–79 (2011)