Author:
Nagarajan Vijay,Sorin Daniel J.,Hill Mark D.,Wood David A.
Publisher
Springer International Publishing
Reference16 articles.
1. S. V. Adve. Designing memory consistency models for shared-memory multiprocessors. Ph.D. thesis, Computer Sciences Department, University of Wisconsin–Madison, November 1993. 51
2. W. W. Collier. Reasoning About Parallel Architectures. Prentice-Hall, Inc., 1990. 50
3. Y. Duan, A. Muzahid, and J. Torrellas. WeeFence: Toward making fences free in TSO. In The 40th Annual International Symposium on Computer Architecture, 2013. DOI: https://doi.org/10.1145/2485922.2485941. 49
4. Y. Duan, N. Honarmand, and J. Torrellas. Asymmetric memory fences: Optimizing both performance and implementability. In Proc. of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems, 2015. DOI: https://doi.org/10.1145/2694344.2694388. 49
5. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory consistency and event ordering in scalable shared-memory. In Proc. of the 17th Annual International Symposium on Computer Architecture, pp. 15–26, May 1990. DOI: https://doi.org/10.1109/isca.1990.134503. 50