1. Amid, A., Asanovic, K., Baum, A., Bradbury, A., Brewer, T., et al.: RISC-V ‘V’ Vector Extension (2021). https://github.com/riscv/riscv-v-spec/releases/download/v1.0/riscv-v-spec-1.0.pdf
2. Amid, A., et al.: Chipyard: integrated design, simulation, and implementation framework for custom SoCs. IEEE Micro 40(4), 10–21 (2020). https://doi.org/10.1109/MM.2020.2996616
3. Arekapudi, S., Xie, D.: Ocelot: open source vector unit. In: RISC-V Summit 2022, San Jose, California (2022)
4. Asanović, K., et al.: The rocket chip generator. Technical report UCB/EECS-2016-17, EECS Department, University of California, Berkeley (2016). http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html
5. Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 1216–1225. Association for Computing Machinery, New York (2012). https://doi.org/10.1145/2228360.2228584