1. Frank, D.J., Dennard, R.H., Nowak, E., Solomon, P.M., Tuar, Y., Wong, H.S.P.: Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89(3), 259–288 (2001)
2. Gargini, P.: ITRS—Past, Present and Future (2015).
http://www.itrs2.net/itrs-reports.html
3. Balestra, F., Cristoloveanu, S., Benachir, M., Elwa, T.: Double-gate silicon-on-insulator transistor with volume inversion : a new device with greatly enhanced performance. IEEE Electron Devices Lett. 8(9), 410–412 (1987)
4. Huang, X., Lee, W.-C., Ku, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.J., Bokor, J., Hu, C.: Sub 50-nm FinFET: PMOS. IEDM Tech. Digest, 67–70 (1999)
5. Dresselhaus, M., Mavroides, J.G.: The Fermi structure of graphite. IBM J. Res. Develop. 8(3), 262–267 (1964)