Author:
Levi Itamar,Fish Alexander
Publisher
Springer International Publishing
Reference14 articles.
1. R.F. Sproull, I.E. Sutherland, Logical effort: Designing for speed on the back of an envelope. IEEE Adv. Res. VLSI, 1–16 (1991)
2. I.E. Sutherland, R.F. Sproull, D.F. Harris, Logical Effort: Designing Fast CMOS Circuits (Morgan Kaufmann, Boston, 1999)
3. A. Kabbani, D. Al-Khalili, A.J. Al-Khalili, Delay analysis of cmos gates using modified logical effort model. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 24(6), 937–947 (2005)
4. B. Lasbouygues, S. Engels, R. Wilson, P. Maurine, N. Azémard, D. Auvergne, Logical effort model extension to propagation delay representation. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 25(9), 1677–1684 (2006)
5. S.K. Karandikar, S.S. Sapatnekar, Technology mapping using logical effort for solving the load-distribution problem. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 27(1), 45–58 (2008)