1. A.P. Chandrakasan, S. Sheng, R.W. Brodersen, Low-power cmos digital design. IEICE Trans. Electron. 75(4), 371–382 (1992)
2. C. Piguet, Low-power Electronics Design (CRC Press, Boca Raton, 2018)
3. P. Kalyani, P.S. Kumar, P.C. Sekhar, Design of subthreshold adiabatic logic based combinational and sequential circuits, in 2017 International Conference on Emerging Trends & Innovation in ICT (ICEI) (IEEE, Piscataway, 2017), pp. 9–14
4. S.B. Nasir, S. Sen, A. Raychowdhury, Switched-mode-control based hybrid ldo for fine-grain power management of digital load circuits. IEEE J. Solid-State Circuits 53(2), 569–581 (2017)
5. S. Kim, S.-Y. Lee, S. Park, K.R. Kim, S. Kang, A logic synthesis methodology for low-power ternary logic circuits. IEEE Trans. Circ. Syst. I Regul. Pap. 67(9), 3138–3151 (2020)