Author:
Gunasekaran K.,Muthukumaran D.,Umapathy K.,Yuvaraj S. A.
Publisher
Springer International Publishing
Reference22 articles.
1. Gaur, N., Mehra, A., Kumar, P., Kallakuri, S.: 16 bit power efficient carry select adder. In: 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), pp. 558–561. IEEE, Mar 2019
2. Parmar, S., Singh, K.P.: Design of high speed hybrid carry select adder. In: 2013 3rd IEEE International Advance Computing Conference (IACC), pp. 1656–1663. IEEE, Feb 2013
3. Reddy, A.R.: Multi precision arithmetic adders. In: 2016 International Conference on Computer Communication and Informatics (ICCCI), pp. 1–6. IEEE, Jan 2016
4. Saini, J., Agarwal, S., Kansal, A.: Performance, analysis and comparison of digital adders. In: 2015 International Conference on Advances in Computer Engineering and Applications, pp. 80–83. IEEE, Mar 2015
5. Akila, M., Gowribala, C., Shaby, S.M.: Implementation of high speed Vedic multiplier using modified adder. In: International Conference on Communication and Signal Processing (ICCSP), pp. 2244–2248. IEEE, Apr 2016
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Low Power Methodologies for FPGA—An Overview;Low Power Architectures for IoT Applications;2023
2. Implementation of High-Speed Hybrid Carry Select Adder using Binary to Excess-1 Converter;2022 International Conference on Augmented Intelligence and Sustainable Systems (ICAISS);2022-11-24
3. Experiential Learning Approach for Teaching the Topic “Implementation of Brent-Kung Adders Using Computer-Based Training”;2022 IEEE 28th International Symposium for Design and Technology in Electronic Packaging (SIITME);2022-10-26