1. Waterman, A., Lee, Y., Patterson, D.A., et al.: The RISC-V instruction set manual, volume I: base user–level ISA. EECS Dep. 7(9), 475 (2011)
2. Waterman, A., Lee, Y., Patterson, D.A., et al.: The RISC-V instruction set manual, volume I: User-level ISA. CS Division, EECE Department, University of California, Berkeley (2014)
3. Waterman, A.S.: Design of the RISC-V instruction set architecture. UC Berkeley (2016)
4. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Elsevier, Amsterdam (2011)
5. Gross, T.R., Jouppi, N.P., Hennessy, J.L., Przybylski, S., Rowen, C.: A retrospective on “MIPS: a microprocessor architecture.” IEEE Comput. Soc. 36(4), 73–76 (2016)