1. B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd edn. (McGraw-Hill Education, 2017)
2. A.M. Ali, H. Dinc, P. Bhoraskar, C. Dillon, S. Puckett, B. Gray, C. Speir, J. Lanford, J. Brunsilius, P.R. Derounian et al., A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration. IEEE J. Solid-State Circuits 49(12), 2857–2867 (2014)
3. A.M. Ali, H. Dinc, P. Bhoraskar, S. Bardsley, C. Dillon, M. Kumar, M. McShea, R. Bunch, J. Prabhakar, S. Puckett, A 12b 18GS/s RF sampling ADC with an integrated wideband track-and-hold amplifier and background calibration, in 2020 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, Piscataway, 2020), pp. 250–252
4. B. Vaz, A. Lynam, B. Verbruggen, A. Laraba, C. Mesadri, A. Boumaalif, J. Mcgrath, U. Kamath, R. De Le Torre, A. Manlapat et al., A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC, in 2017 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, Piscataway, 2017), pp. 276–277
5. B. Vaz, B. Verbruggen, C. Erdmann, D. Collins, J. Mcgrath, A. Boumaalif, E. Cullen, D. Walsh, A. Morgado, C. Mesadri et al., A 13bit 5GS/s ADC with time-interleaved chopping calibration in 16 nm FinFET, in 2018 IEEE Symposium on VLSI Circuits-(VLSI) (IEEE, Piscataway, 2018), pp. 99–100