1. H. Shibata, G. Taylor, B. Schell, V. Kozlov, S. Patil, D. Paterson, A. Ganesan, Y. Dong, W. Yang, Y. Yin et al., An 800MHz-BW VCO-based continuous-time pipelined ADC with inherent anti-aliasing and on-chip digital reconstruction filter, in 2020 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, Piscataway, 2020), pp. 260–262
2. T. Sundstrom, B. Murmann, C. Svensson, Power dissipation bounds for high-speed Nyquist analog-to-digital converters. IEEE Trans. Circuits Syst. I: Regul. Papers 56(3), 509–518 (2009)
3. C.-C. Liu, M.-C. Huang, Y.-H. Tu, A 12 bit 100 MS/s SAR-assisted digital-slope ADC. IEEE J. Solid-State Circuits 51(12), 2941–2950 (2016)
4. B. Razavi, Lower bounds on power consumption of clock generators for ADCs, in 2020 IEEE International Symposium on Circuits and Systems-(ISCAS) (IEEE, Piscataway, 2020), pp. 1–5