Author:
Ramkaj Athanasios T.,Pelgrom Marcel J. M.,Steyaert Michiel S. J.,Tavernier Filip
Publisher
Springer International Publishing
Reference37 articles.
1. J. Mitola, The software radio architecture. IEEE Commun. Mag. 33(5), 26–38 (1995)
2. B. Murmann, EE315B: VLSI Data Conversion Circuits—Lecture Notes (Stanford University, Stanford, 2020)
3. B. Murmann, ADC performance survey 1997–2022. http://web.stanford.edu/~murmann/adcsurvey.html
4. A.T. Ramkaj, M. Strackx, M.S. Steyaert, F. Tavernier, A 1.25-GS/s 7-b SAR ADC with 36.4-dB SNDR at 5 GHz using switch-bootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS. IEEE J. Solid-State Circuits 53(7), 1889–1901 (2018)
5. K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, G. Van der Weide, A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE J. Solid-State Circuits 46(12), 2821–2833 (2011)