Author:
Ramkaj Athanasios T.,Pelgrom Marcel J. M.,Steyaert Michiel S. J.,Tavernier Filip
Publisher
Springer International Publishing
Reference17 articles.
1. T. Sepke, P. Holloway, C.G. Sodini, H.-S. Lee, Noise analysis for comparator-based circuits. IEEE Trans. Circuits Syst. I: Regul. Papers 56(3), 541–553 (2008)
2. P.M. Figueiredo, J.C. Vital, Kickback noise reduction techniques for CMOS latched comparators. IEEE Trans. Circuits Syst. II: Exp. Briefs 53(7), 541–545 (2006)
3. A.T. Ramkaj, Analysis and Design of High-Speed Successive Approximation Register ADCs – M.Sc. Thesis. TU Delft, Delft, NL, 2014
4. A.T. Ramkaj, M. Strackx, M.S. Steyaert, F. Tavernier, A 1.25-GS/s 7-b SAR ADC with 36.4-dB SNDR at 5 GHz using switch-bootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS. IEEE J. Solid-State Circuits 53(7), 1889–1901 (2018)
5. S. Le Tual, P.N. Singh, C. Curis, P. Dautriche, A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with master T&H in 28 nm UTBB FDSOI technology, in 2014 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, Piscataway, 2014), pp. 382–383
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Analysis of a Comparator for Low Delay, High Speed and Compact Area for Portable Device Application;2023 International Conference on Digital Applications, Transformation & Economy (ICDATE);2023-07-14