1. B. Bailey, Power limits of EDA (2016), http://semiengineering.com/power-limits-of-eda. Zugegriffen im 2020
2. K. Grüttner, P. A. Hartmann, K. Hylla, S. Rosinger, W. Nebel, F. Herrera, E. Villar, C. Brandolese, W. Fornaciari, G. Palermo, C. Ykman-Couvreur, D. Quaglia, F. Ferrero, R. Valencia, The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration. MICPRO 37(8, Part C), 966–980 (2013)
3. G. Onnebrink, R. Leupers, G. Ascheid, S. Schürmans, Black box ESL power estimation for loosely-timed TLM models, in Proceedings of the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (2016), S. 366–371
4. S. Schürmans, D. Zhang, D. Auras, R. Leupers, G. Ascheid, X. Chen, L. Wang, Creation of ESL power models for communication architectures using automatic calibration, in DAC (2013), S. 1–6
5. J. Yuan, C. Pixley, A. Aziz, Constraint-Based Verification (Springer, Berlin, 2006)