Author:
Couriol Matthieu,Cadareanu Patsy,Giacomin Edouard,Gaillardon Pierre-Emmanuel
Publisher
Springer Nature Switzerland
Reference32 articles.
1. Natarajan, S., et al.: A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $$\upmu \text{m}^2$$ SRAM cell size. In: IEEE IEDM, pp. 3.7.1–3.7.3 (2014)
2. Sze, S.M., Ng, K.K.: Physics of Semiconductor Devices, 3rd edn. (2006)
3. Datta, S., et al.: Tunnel FET technology: a reliability perspective. Microelectron. Reliab. 54(5), 861–874 (2014)
4. Kam, H., et al.: A new Nano-electromechanical Field Effect Transistor (NEMFET) design for low-power electronics. In: IEEE IEDM, pp. 463–466 (2005)
5. Lu, Z., et al.: Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages. In: IEEE IEDM, pp. 16.6.1–16.6.3 (2010)