Author:
Merten Marcel,Djeridane Mohammed E.,Huhn Sebastian,Drechsler Rolf
Publisher
Springer International Publishing
Reference18 articles.
1. Alasad, Q., Yuan, J.-S., Bi, Y.: Logic locking using hybrid CMOS and emerging SiNW FETs. Electronics 6(3), 69 (2017)
2. Rai, S., Srinivasa, S., Cadareanu, P., Yin, X., Hu, X.S., Gaillardon, P.-E., Narayanan, V., Kumar, A.: Emerging reconfigurable nanotechnologies: can they support future electronics? In: IEEE/ACM International Conference on CAD, pp. 1–8 (2018)
3. Alasad, Q., Yuan, J.: Logic obfuscation against IC reverse engineering attacks using PLGs. In: IEEE International Conference on Computer Design, pp. 341–344 (2017)
4. Alasad, Q., Yuan, J.-S., Subramanyan, P.: Strong logic obfuscation with low overhead against IC reverse engineering attacks. IEEE Trans. CAD Integr. Circuits Syst. 25(4), 1–31 (2020)
5. Merten, M., Huhn, S., Drechsler, R.: Quality assessment of RFET-based logic locking protection mechanisms using formal methods. In: IEEE European Test Conference (ETS), pp. 1–2 (2022)