1. Ziade, H., Ayoubi, R.A., Velazco, R.: A survey on fault injection techniques. Int. Arab J. Inf. Technol. 1(2), 171–186 (2004)
2. Bastos, R.P., et al.: Evaluating transient-fault effects on traditional C-elements implementations. In: 2010 IEEE 16th International On-Line Testing Symposium (IOLTS). IEEE (2010)
3. Thamarai, S.M., Kuppusamy, K., Meyyappan, T.: Fault detection and test minimization methods for a combinational circuits-a survey. Int. J. Comput. Trends Technol. 2(2), 140–146 (2011)
4. Almukhaizim, S., Makris, Y.: Fault-tolerant design of combinational and sequential logic based on a parity check code. In: Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE (2003)
5. Krishnaswamy, S., Markov, I.L., Hayes, J.P.: Logic circuit testing for transient faults. In: European Test Symposium. IEEE (2005)