1. Thompson, S.E., Armstrong, M., Auth, C., et al.: A logic nanotechnology featuring strained-silicon. IEEE Elect. Dev. Lett. 25, 191–193 (2004)
2. Mistry, K., Allen, C., Auth, C., et al.: A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp. 247–250 (2007)
3. Bohr, M.: The evolution of scaling from the homogeneous era to the heterogeneous era. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp. 1.1.1–1.1.6 (2011)
4. Natarajan, S., Agostinelli, M., Akbar, S., et al.: A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2 SRAM cell size. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp. 3.7.1–3.7.3 (2014)
5. Auth, C., Aliyarukunju, A., Asoro, M., et al.: A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp. 29.1.1–29.1.4 (2017)