1. Amarù, L.G., Gaillardon, P.E., De Micheli, G.: Majority-inverter graph: a novel data-structure and algorithms for efficient logic optimization. In: 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), S. 194:1–194:6. IEEE, Piscataway (2014)
2. Bhattacharjee, D., Devadoss, R., Chattopadhyay, A.: ReVAMP: ReRAM-basierte VLIW-Architektur für In-Memory-Computing. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), S. 782–787. IEEE, Piscataway (2017)
3. Bhattacharjee, D., Amarù, L., Chattopadhyay, A.: Technology-aware logic synthesis for ReRAM based in-memory computing. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), S. 1435–1440. IEEE, Piscataway (2018)
4. Borghetti, J., Snider, G.S., Kuekes, P., Yang, J.J., Stewart, D.R., Williams, R.S.: ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature. 464, 873–876 (2010)
5. Gaillardon, P.E., Amarú, L., Siemon, A., Linn, E., Waser, R., Chattopadhyay, A., De Micheli, G.: The programmable logic-in-memory (PLiM) computer. In: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), S. 427–432. IEEE, Piscataway (2016)