Publisher
Springer Nature Switzerland
Reference13 articles.
1. Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. EC-10(3), 389–400 (1961). https://doi.org/10.1109/TEC.1961.5219227
2. Morán, J., Rios, I., Meneses, J.: Signed digit arithmetic on FPGAs. In: Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs, Abingdon EE &CS Books, Oxford, UK, pp. 250–261 (1994)
3. Turner, L.E., Graumann, P.J.W., Gibb, S.G.: Bit-serial FIR filters with CSD coefficients for FPGAs. In: Moore, W., Luk, W. (eds.), Field-Programmable Logic and Applications, LNCS, vol. 975, p. 311320, Springer, Berlin (1995). https://doi.org/10.1007/3-540-60294-1_125.
4. Schneider, K., Willenbucher, A.: A new algorithm for carry-free addition of binary signed-digit numbers. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, Boston, MA, USA, pp. 44–51. IEEE, May 2014. https://doi.org/10.1109/FCCM.2014.24
5. Cardarilli, G.C., Pontarelli, S., Re, M., Salsano, A.: On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, Saint Julian’s, Malta, pp. 602–605. IEEE, August 2008. https://doi.org/10.1109/ICECS.2008.4674925