1. N. Agarwal, T. Krishna, L. Peh, N.K. Jha, Garnet: a detailed on-chip network model inside a full-system simulator, in 2009 IEEE International Symposium on Performance Analysis of Systems and Software (2009), pp. 33–42
2. Ahmed, A., Huang, Y., Mishra, P., Cache reconfiguration using machine learning for vulnerability-aware energy optimization. ACM Trans. Embedded Comput. Syst. 18(2), 1–24 (2019)
3. D.M. Ancajas, K. Chakraborty, S. Roy, Fort-NoCs: mitigating the threat of a compromised NoC, in 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC) (2014), pp. 1–6
4. J.-P. Aumasson, D.J. Bernstein, Siphash: a fast short-input PRF, in International Conference on Cryptology in India (Springer, New York, 2012), pp. 489–508
5. M. Bellare, O. Goldreich, S. Goldwasser, Incremental cryptography: the case of hashing and signing, in Advances in Cryptology — CRYPTO ’94, ed. by Y.G. Desmedt (Springer, Berlin, Heidelberg, 1994), pp. 216–233